CYW943907AEVAL1F audio codec

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
save_3366371
Level 2
Level 2
First like received

Hello,

I have cc3200audboost and I have cyw943907aeval1f evaluation kit. I need to stream audio/voice over wi-fi using these two boards using an I2S interface. The connections I'm thinking are as follows. Please correct me if I'm wrong.

CYW943907   AUDBOOST
J6.3 (I2S0_MCK) J1.14 (FSYNC)
J6.4 (I2S0_SD_OUT)J1.18 (DIN)
J6.5 (I2S0_SCK_BCLK)J1.16 (BCLK)
J6.6 (I2S0_WS_LRCLK)J1.14 (FSYNC)
J6.8 (GND)J1.4 (GND)
J9.4 (3v3, 3.3V power)J1.1 (VCC_3V3)
J10.8 (I2S0_SD_IN)J1.20 (DOUT)

Thanks,

Santosh

0 Likes
1 Solution
lock attach
Attachments are accessible only for community members.

Hello,

Thanks for you response. I found from TLV320AIC3254 Application Reference Guide (page 5) that just connecting the BCLK is good enough as "The BCLK pin can drive the PLL, Codec Clock and audio interface bit clock inputs simultaneously" where as "The MCLK pin can drive the PLL and Codec Clock inputs simultaneously". So looks like I don't need to connect the MCLK pin.

Thanks,

Santosh

View solution in original post

0 Likes
6 Replies
Zhengbao_Zhang
Moderator
Moderator
Moderator
250 sign-ins First comment on KBA 10 questions asked

Hi :

      Would you please tell why you connect J6.3 (I2S0_MCK) ,J6.6 (I2S0_WS_LRCLK) with the same pin J1.14 (FSYNC) ?

if fs clock is 48khz,  the I2S0_MCK might be 256fs or 384fs, I2S0_WS_LRCLK = fs ,    so may need your help to explain FSYNC ,thanks.

lock attach
Attachments are accessible only for community members.

Hello Zhez,

Thanks for your reply. I made a mistake in my previous table, so here is the updated table. I have attached the schematic for the AUDBOOST as well. Please let me know if this makes sense.

CYW943907  

AUDBOOST

J6.3 (I2S0_MCK)

J1.16 (BCLK)

J6.4 (I2S0_SD_OUT)

J1.18 (DIN)

J6.5 (I2S0_SCK_BCLK)

J1.16 (BCLK)

J6.6 (I2S0_WS_LRCLK)

J1.14 (FSYNC)

J6.8 (GND)

J1.4 (GND)

J9.4 (3v3, 3.3V power)

J1.1 (VCC_3V3)

J10.8 (I2S0_SD_IN)

J1.20 (DOUT)

                                                                

Thanks,

Santosh

0 Likes

Hi:

J6.3 (I2S0_MCK) and J6.5 (I2S0_SCK_BCLK)  should have different clock setting, Are you sure you will connect them together ?

0 Likes
lock attach
Attachments are accessible only for community members.

Hello,

Thanks for you response. I found from TLV320AIC3254 Application Reference Guide (page 5) that just connecting the BCLK is good enough as "The BCLK pin can drive the PLL, Codec Clock and audio interface bit clock inputs simultaneously" where as "The MCLK pin can drive the PLL and Codec Clock inputs simultaneously". So looks like I don't need to connect the MCLK pin.

Thanks,

Santosh

0 Likes

Hi :

   I think you got the answer, thanks.

0 Likes

Thank you so much for all your help.

0 Likes