Anonymous
Not applicable
Oct 07, 2013
07:01 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oct 07, 2013
07:01 PM
Hello,
I would have liked to use the example provided by the document www.cypress.com/?docID=45797 , " Designing with the EZ-USB® FX3™ Slave FIFO Interface"
In the pdf it mentions several files like SF_streamIN.img, slaveFIFO2b_streamIN.sof, TEST.txt, ... that I cannot manage to find anywhere. they are not provided in the sdk 1.3, and google can't find any hold of them either.
where can I get a copy of this project's files ?
3 Replies
Anonymous
Not applicable
Oct 07, 2013
10:35 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Oct 07, 2013
10:35 PM
May 16, 2018
08:32 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
May 16, 2018
08:32 AM
Its not there
May 18, 2018
04:00 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
May 18, 2018
04:00 AM
What are you looking for ?
The bit files of FPGA code in Verilog and VHDL;
GPIF state machine and Firmware project is available in the above mentioned URL.