CYW43907 internal pull up/pull down information

Tip / Sign in to post questions, reply, level up, and achieve exciting badges. Know more

cross mob
Anonymous
Not applicable

Hello,

I want to know the following pins have internal pull up or down registers;

TAP_SEL

JTAG_SEL

USB2_DSEL

HIB_WAKE

HIB_LPO_SEL

I believe the following pins have pull down;

ACPU_BOOT_MODE

WCPU_BOOT_MODE

GPIO_9(USB_SEL)

GPIO_13(SDIO_MODE)

GPIO_1(GSPI_MODE)

Thank you in advance.

Harrison

0 Likes
1 Solution
PriyaM_16
Moderator
Moderator
Moderator
250 replies posted 100 replies posted 50 replies posted

Hello Hiroto,

Hope this helps.

JTAG_SEL : This pin must be connected to ground if the JTAG interface is not used.

USB2_DSEL: USB  2.0 device and host mode operation.

                       0 for host and 1 for device mode. It is a dual role device mode. Hence can be kept untouched(if not using)

HIB_WAKE:  Type- Input: Used to wake up chip from hibernation mode

HIB_LPO_SEL: Type- Input: Select precise or coarse 32KHz Clock

GPIO_9(USB_SEL) : Internal PD

GPIO_13(SDIO_MODE) :Internal PD

GPIO_1(GSPI_MODE) : Internal Pull down

ACPU_BOOT_MODE: Internal Pull down

WCPU_BOOT_MODE: Internal Pull down

View solution in original post

4 Replies
PeHa_1711671
Level 2
Level 2
First like received

The 43907's initial pin states are... idiosyncratic. Most of them start off driven by their default peripheral, which might be unhelpful if you actually want the pin muxed to a different peripheral.

TAP_SEL has a pull-down unless JTAG is disabled (with JTAGSelOverride or by setting the secure-boot bit).

SPI0_CLK is by default _driven_ (not pulled) low.

SPI0_MOSI and SPI0_CS are driven high.

The PWMx pins are driven low.

I2C0_CLK is driven low.

I2C0_SDA is driven high.

I2S1_SD_OUT is driven low.

GPIO_2,3,4,6 are pulled-up, though GPIO_5 is tristated.

I2S0_MCLK and I2S1_MCLK have a _square wave_ driven out of them while the chip is _held in reset_. Not sure how they managed that.

Anonymous
Not applicable

Hi peter_1711671

Thank you for your answer.

Our design uses only QSPI for flash and UART0 for host interface.

We don't use USB, SDIO, SPI, I2C and the area of PCB is very limited.

So, we want to remove external pull down/up registers.

My question must be how to treat unused pins of CYQ43907.

Specially, I don't know how to treat the following pins;

TAP_SEL

JTAG_SEL

USB2_DSEL

HIB_WAKE

HIB_LPO_SEL

ACPU_BOOT_MODE

WCPU_BOOT_MODE

GPIO_9(USB_SEL)

GPIO_13(SDIO_MODE)

GPIO_1(GSPI_MODE)

If someone give me any advise, that will be great.

Thank you.

0 Likes
PriyaM_16
Moderator
Moderator
Moderator
250 replies posted 100 replies posted 50 replies posted

Hello Hiroto,

Hope this helps.

JTAG_SEL : This pin must be connected to ground if the JTAG interface is not used.

USB2_DSEL: USB  2.0 device and host mode operation.

                       0 for host and 1 for device mode. It is a dual role device mode. Hence can be kept untouched(if not using)

HIB_WAKE:  Type- Input: Used to wake up chip from hibernation mode

HIB_LPO_SEL: Type- Input: Select precise or coarse 32KHz Clock

GPIO_9(USB_SEL) : Internal PD

GPIO_13(SDIO_MODE) :Internal PD

GPIO_1(GSPI_MODE) : Internal Pull down

ACPU_BOOT_MODE: Internal Pull down

WCPU_BOOT_MODE: Internal Pull down

Anonymous
Not applicable

Hi riya,

Thank you for the answer.

It is clear now.

0 Likes