- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello Forum,
i built an DMX-Merger with the PSOC5LP Kit (3 DMX Inputs and 1 DMX Output).
Now i want to setup the clocks as fast as physics allow.
But i get a warning: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_1 ).
What is the best performance that i can get?
Günter
Static Timing Analysis
Project : | Psoc5test |
Build Time : | 12/28/17 18:54:54 |
Device : | CY8C5888LTI-LP097 |
Temperature : | 0C - 85/125C |
VDDA : | 5.00 |
VDDABUF : | 5.00 |
VDDD : | 5.00 |
VDDIO0 : | 5.00 |
VDDIO1 : | 5.00 |
VDDIO2 : | 5.00 |
VDDIO3 : | 5.00 |
VUSB : | 5.00 |
Voltage : | 5.0 |
Expand All | Collapse All | Show All Paths | Hide All Paths
Violation | Source Clock | Destination Clock | Slack(ns) |
---|---|---|---|
Setup | |||
CyBUS_CLK | Clock_1 | -7.508 |
Clock | Domain | Nominal Frequency | Required Frequency | Maximum Frequency | Violation |
---|---|---|---|---|---|
CyILO | CyILO | 1.000 kHz | 1.000 kHz | N/A | |
CyIMO | CyIMO | 8.000 MHz | 8.000 MHz | N/A | |
CyMASTER_CLK | CyMASTER_CLK | 80.000 MHz | 80.000 MHz | N/A | |
CyBUS_CLK | CyMASTER_CLK | 80.000 MHz | 80.000 MHz | 49.980 MHz | Frequency |
Clock_1 | CyMASTER_CLK | 4.000 MHz | 4.000 MHz | 43.435 MHz | |
CyPLL_OUT | CyPLL_OUT | 80.000 MHz | 80.000 MHz | N/A | |
CyXTAL | CyXTAL | 8.000 MHz | 8.000 MHz | N/A |
Solved! Go to Solution.
- Labels:
-
PSoC 5 Device Programming
-
PSoC 5LP
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
STA warnings , if you open the timing.html of your project you will find the Setup path /violations listed in the project .If you click on them you can see the complete path ,delay contributed by each path and the slack.
if the the slack is negative , you cannot operate the Bus Clk at the set freq, min would be 67 MHz to avoid any STA warnings and issues.
The reason there are STA warnings are because of the Double sync option set in the input pins to the UART component, if you make them transparent, you do not have STA contraints any more.
This is because ,the Synchronization at the pin level is with BUS clock and the delay in UART path cannot meet this timing.
So you can either reduce the BUS clk or change the input UART pins to transparent mode(Double click pin-->Pins-->Input-->Sync mode).
The latter should not have any issues.
If you are concerned about noise ,use good oversampling and 2 out of 3 polling methods.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello anks,
thanks for your help!
The AN page 14 is about multiple Clocks. I cant see the Problem im my schematics. I use only one clock for all components.
At 48MHz there is no warning.
Günter
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
STA warnings , if you open the timing.html of your project you will find the Setup path /violations listed in the project .If you click on them you can see the complete path ,delay contributed by each path and the slack.
if the the slack is negative , you cannot operate the Bus Clk at the set freq, min would be 67 MHz to avoid any STA warnings and issues.
The reason there are STA warnings are because of the Double sync option set in the input pins to the UART component, if you make them transparent, you do not have STA contraints any more.
This is because ,the Synchronization at the pin level is with BUS clock and the delay in UART path cannot meet this timing.
So you can either reduce the BUS clk or change the input UART pins to transparent mode(Double click pin-->Pins-->Input-->Sync mode).
The latter should not have any issues.
If you are concerned about noise ,use good oversampling and 2 out of 3 polling methods.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks anks!
i lowered the oversampling from the UARTs from x16 to x8 and switched the Timer from 16 bit to 8 bit. Then it works up to 77 MHz PLL.
Günter