- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have a serious problem with a simple DiffAmplifier.
- Slepp Timer: 512 Hz.
- Sysclock/ Power: 24MHz, +5V
- VC1= SysClk/6
- VC2=SysCLk/4
- RefMux: Vdd/2+-Bandgap
- Analog Power: SC On/ Ref Hi
Are equal than an example I found working with the same parameters in:
http://www.cypress.com/?rID=2817
- Labels:
-
PSoC 1
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Did you try the project file that comes with the application note? Are you trying to modify the project to suit your needs? If you need a working project for the current source, I have one, but I am not able to attach a file here. If you can give me your email, I can send it to you.
Best Regards, Ganesh
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I can work that proyect direcly because I have another part, concretely
I have work with CY8C24994 from the CY3214 PSoCEVal USC KIt Starter.
It looks like easy and I know know quite deeply the values I must to intro into the SCBlock, but it don't works. They are designed for SC Blocks type A and B and I have B and C, could it be a problem?
Anyway, my email is: mmoron21@gmail.com
Thanks for all and I will comment you my progress.
By the way do you understand completely the SC Blocks?
I have read twenty times the Understanding Switched Cap Blocks, and I still don't understand some thinks.
See you and thanks again.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
One issue more.
With RefMux I select the reference levels, but how knows the SCBlock if must to point to AGND, RefHi or RefLo in φ2 ?
Handling the ascXXcr3 register you can do it, but in many times, how in the case of the DiffAmp or the current source, it's not specified.
See
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
There are structual difference in the Type A/B and Type C/D SC blocks. You can reference the user mdoule datasheet for details. The datasheet can be found at C:\Program Files\Cypress\PSoC Designer 5\Documentation\User_Module_Datasheets\StdUM.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Many thanks,but I know by heart the SC diagrams, the problem is if the
current sources implemented into SC blocks Type A and B works properly
implemented into type C and D. There's only slightly differences between them, mainly
in the Autozero and BSW switches commented in detail in the document:
http://www.psocdeveloper.com/uploads/tx_piapappnote/an2041.pdf
and in the SC datasheet you commented above.
Mi problem is that I don't see the difference.
When I try to draw the scheme for phi1 and phi2 cases I don't see very well what is going on.
My current source don't works.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Can you please zip and attach your project here?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Yes I can. Here you have.
I studied deeply all the SC Block parameters and there are
fixed at the proper value. In fact this example comes from the AN2041 paper and you can find
another example in the AN2089 paper.
The strange is the common mode source and the gain invert works properly, but
the DiffBlock don't do it. So I'm not sure if my part is damaged or I'm doing something wrong.
Thanks for all.