Anonymous
Not applicable
Jul 08, 2010
04:31 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jul 08, 2010
04:31 AM
Can I create an higher resolution DAC, by example DAC12 joining two DAC6 user modules?
I supose the limitation would come impossed by the device noise ENOA=100nV/rt-Hz.
Thats true?
How much this ENOA limitation constrains my DAC?
Thanks a lot.
Labels
- Labels:
-
PSoC 1
1 Reply
Mar 10, 2011
05:50 PM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Mar 10, 2011
05:50 PM
Each switched capacitor block can be a 6 bit dac, that's 5 bits + sign.
Logically you expect to make an 11 bit DAC, 10bits + sign.
Unfortunately, we can't guarantee that the DACs are monotonic in all placements, so that why we limited the DAC to 9 bits. Customers have done 11 bit DACs and they work in specific block placements (most of them). You can edit the DAC9.asm file to get what you need, but no guarantees as to performance.
---- Dennis Seguine