Anonymous
Not applicable
Jan 11, 2012
07:29 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 11, 2012
07:29 AM
Hey,
So I'm trying to have code set some variables(an array,to be specific) in a verilog file,and the verilog code will then process that data,and clock out that processed data.How do I go about doing so?
Solved! Go to Solution.
Labels
- Labels:
-
PSoC 3
1 Solution
Anonymous
Not applicable
Jan 11, 2012
07:43 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 11, 2012
07:43 AM
by code setting variables I mean C code setting variables in some way which the verilog file can use them.
3 Replies
Anonymous
Not applicable
Jan 11, 2012
07:39 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 11, 2012
07:39 AM
I only have a few hours of Verilog experience,so I'll ask a few stupid questions on your replies.Just saying. 😛
Anonymous
Not applicable
Jan 11, 2012
07:43 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 11, 2012
07:43 AM
by code setting variables I mean C code setting variables in some way which the verilog file can use them.
Anonymous
Not applicable
Jan 12, 2012
01:10 AM
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Jan 12, 2012
01:10 AM
CPU (software) and hardware interaction (this is what you want) will work through status and control registers. For example you can instance a control register which will provide an api for cpu access and a digital out bus on the hardware side.