- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I am working on slave FIFO intereface for FX2LP usb controller. I am configuring the FIFO in auto mode.
Once the master gives the 8bit data to the slave FIFO bus (FD0-FD7), I am expecting the data to be commited to the USB endpoint buffer with the following code segment :
I am using EP2 as bulk in endpoint and I am disabling all other endpoints
SYNCDELAY; //
EP2CFG = 0xE0; // bulk endpoint and quad buffering
SYNCDELAY; //
EP6CFG &= 0x7F; //clear valid bit
SYNCDELAY;
EP4CFG &= 0x7F; // clear valid bit
SYNCDELAY; //
EP8CFG &= 0x7F; // clear valid bit
SYNCDELAY;
FIFORESET = 0x80; // activate NAK-ALL to avoid race conditions
SYNCDELAY; // see TRM section 15.14
FIFORESET = 0x02; // reset, FIFO 2
SYNCDELAY; //
FIFORESET = 0x04; // reset, FIFO 4
SYNCDELAY; //
FIFORESET = 0x06; // reset, FIFO 6
SYNCDELAY; //
FIFORESET = 0x08; // reset, FIFO 8
SYNCDELAY; //
FIFORESET = 0x00; // deactivate NAK-ALL
SYNCDELAY; //
EP2FIFOCFG = 0x08; // AUTOIN=1, WORDWIDE=0
SYNCDELAY; //
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
I have some suggestions,
Try downloading the slave firmware available with http://www.cypress.com/?rID=43046 and check whether your interface works without low voltage issue.
It is not necessary to ground unused data pins, you can float those pins.
Are you facing any issue in Host application development?. For more details on host application you can refer examples available at
C:\Cypress\Cypress Suite USB 3.4.7\CyUSB.NET\examples, after installing suite USB http://www.cypress.com/?rID=34870
Thanks
Prajith
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I tried the code and not getting any low voltage issues with just endpoint configurations.
The issue comes with FIFOPINPOLAR = 0x0C; configuration, where I have set SLRD and SLWR as active high configuration.
The SLRD is grounded and SLWR is connected to the HSYNC. As per the observation from the CRO, my HSYNC is active high, which is why I made SLWR as active high.
How should FIFOPINPOLAR pin be actually configured to solve the issue.
Thank You
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Prajith,
I have tried the .hex fine inside the slave_syncB project. I added the I2C configuration routine to configure my cmos camera sensor. But still I am getting the low voltage issue ie, the camera data signals are usually in the 3.3V range, but the hex file is burned, the signals are going below 0.5V.
Is it a hardware issue ? I have grounded all the unused hardware lines (SLCS#, PKTEND, FIFOADR0, FIFOADR1, SLOE).
Thank You
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
Please create a tech support case at http://www.cypress.com/ -> Support -> Technical Support. One of our engineers can take a look at the same and help you figure out the issue.
Regards,
Gayathri
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
The issue is solved after un-grounding the SLOE pin.
Thank You
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Thanks for posting the solution here.