

View this file with a JavaScript-enabled browser to enable all features.

## Static Timing Analysis

**Project :** EMG  
**Build Time :** 09/28/18  
 17:52:20  
**Device :** CY8C5868AXI-LP035  
**Temperature :** 0C - 85/125C  
**VDDA :** 5.00  
**VDDABUF :** 5.00  
**VDDD :** 5.00  
**VDDIO0 :** 5.00  
**VDDIO1 :** 5.00  
**VDDIO2 :** 5.00  
**VDDIO3 :** 5.00  
**VUSB :** 5.00  
**Voltage :** 5.0

[Expand All](#) | [Collapse All](#) | [Show All Paths](#) | [Hide All Paths](#)

### + Timing Violation Section

Note: If your design will only ever run at typical room temperatures, selecting the narrower temperature range in the system DWR for your application helps the tool to find timing-compliant routing solutions.

Violation	Source Clock	Destination Clock	Slack (ns)
Async	\ADC_DelSig_1:DEC\interrupt	CyBUS_CLK	

### + Clock Summary Section

Clock	Domain	Nominal Frequency	Required Frequency	Maximum Frequency	Violation
ADC_DelSig_1_Ext_CP_Clk	ADC_DelSig_1_Ext_CP_Clk	24.000 MHz	24.000 MHz	N/A	
ADC_DelSig_1_Ext_CP_Clk (routed)	ADC_DelSig_1_Ext_CP_Clk (routed)	24.000 MHz	24.000 MHz	N/A	
ClockBlock/aclk_glb_ff_0	ClockBlock/aclk_glb_ff_0	UNKNOWN	UNKNOWN	N/A	
CyILO	CyILO	100.000 kHz	100.000 kHz	N/A	
CyIMO	CyIMO	24.000 MHz	24.000 MHz	N/A	
CyMASTER_CLK	CyMASTER_CLK	24.000 MHz	24.000 MHz	N/A	
CyBUS_CLK	CyMASTER_CLK	24.000 MHz	24.000 MHz	48.626 MHz	
ADC_DelSig_1_theACLK	CyMASTER_CLK	1.600 MHz	1.600 MHz	N/A	
CyPLL_OUT	CyPLL_OUT	24.000 MHz	24.000 MHz	N/A	
\ADC_DelSig_1:DSM\dec_clock	\ADC_DelSig_1:DSM\dec_clock	UNKNOWN	UNKNOWN	N/A	
\ADC_DelSig_1:DEC\interrupt	\ADC_DelSig_1:DSM\dec_clock	UNKNOWN	UNKNOWN	N/A	

### + Register to Register Section

#### + Setup Subsection

+ Source Clock : CyBUS\_CLK : Positive edge(Required Frequency 24 MHz)

+ Destination Clock : CyBUS\_CLK : Positive edge(Required Frequency 24 MHz)

Path Delay Requirement : 41.6667ns(24 MHz)

Source	Destination

Source			Destination	
\Timer:TimerUDB:sT32:timerdp:u0\z0			\Timer:TimerUDB:sT32:timerdp:u3\ci	
Type	Location	Fanout	Instance/Net	Source
datapathcell2	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u3\clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u3\z0
datapathcell3	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u3\z0
datapathcell4	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u3\z0
datapathcell5	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0 comb
datapathcell2	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u3\cs addr 0
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u3\co_msb
datapathcell3	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u3\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u3\co_msb
datapathcell4	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u3\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u3\co_msb
datapathcell5	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u1\z0			\Timer:TimerUDB:sT32:timerdp:u3\ci	
Type	Location	Fanout	Instance/Net	Source
datapathcell3	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u3\clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u3\z0
datapathcell4	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u3\z0
datapathcell5	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0 comb
datapathcell2	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u3\cs addr 0
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u3\co_msb
datapathcell3	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u3\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u3\co_msb
datapathcell4	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u3\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u3\co_msb
datapathcell5	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u2\z0			\Timer:TimerUDB:sT32:timerdp:u3\ci	
Type	Location	Fanout	Instance/Net	Source
datapathcell4	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u3\clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u3\z0
datapathcell5	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0 comb
datapathcell2	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u3\cs addr 0
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u3\co_msb
datapathcell3	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u3\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u3\co_msb
datapathcell4	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u3\ci

Source			Destination	
Type	Location	Fanout	Instance/Net	Source
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u2.co_msb
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u0\z0			\Timer:TimerUDB:sT32:timerdp:u3\ci	
Type	Location	Fanout	Instance/Net	Source
datapathcell12	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u0\clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u0\z0
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u1\z0
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u2\z0
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0_comb
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\cs_addr_0
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u1\co_msb
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u2\co_msb
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u0\z0			\Timer:TimerUDB:rstSts:stsreg\status_0	
Type	Location	Fanout	Instance/Net	Source
datapathcell12	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u0\clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u0\z0
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u1\z0
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u2\z0
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0_comb
macrocell11	U(1,1)	1	\Timer:TimerUDB:status_tc\	\Timer:TimerUDB:status_tc\main_1
Route		1	\Timer:TimerUDB:status_tc\	\Timer:TimerUDB:status_tc\q
statusicell2	U(1,0)	1	\Timer:TimerUDB:rstSts:stsreg\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u0\z0			\Timer:TimerUDB:sT32:timerdp:u2\ci	
Type	Location	Fanout	Instance/Net	Source
datapathcell12	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u0\clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u0\z0
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u1\z0
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u2\z0
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0_comb
datapathcell12	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u0\cs_addr_0
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u0\co_msb
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\ci

Source			Destination	
Type	Location	Fanout	Instance/Net	Source
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u1/co_msb
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u3\z0_comb			\Timer:TimerUDB:sT32:timerdp:u3\ci	
Type	Location	Fanout	Instance/Net	Source
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3/clock
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0_comb
datapathcell12	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u0/cs_addr_0
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u0/co_msb
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u1/co_msb
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u2/co_msb
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u1\z0			\Timer:TimerUDB:sT32:timerdp:u3\ci	
Type	Location	Fanout	Instance/Net	Source
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1/clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u1\z0
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u2\z0
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0_comb
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1/cs_addr_0
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u1/co_msb
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\ci
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.co_msb__sig\	\Timer:TimerUDB:sT32:timerdp:u2/co_msb
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u1\z0			\Timer:TimerUDB:rstSts:stsreg\status_0	
Type	Location	Fanout	Instance/Net	Source
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1/clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u1\z0
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u2\z0
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\z0i
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\z0_comb
macrocell11	U(1,1)	1	\Timer:TimerUDB:status_tc\	\Timer:TimerUDB:status_tc/main_1
Route		1	\Timer:TimerUDB:status_tc\	\Timer:TimerUDB:status_tc/q
statusicell2	U(1,0)	1	\Timer:TimerUDB:rstSts:stsreg\	
Clock				
\Timer:TimerUDB:sT32:timerdp:u1\z0			\Timer:TimerUDB:sT32:timerdp:u2\ci	
Type	Location	Fanout	Instance/Net	Source
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1/clock
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u1\z0
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\z0i
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.z0__sig\	\Timer:TimerUDB:sT32:timerdp:u2\z0

Source			Destination	
Type	Location	Fanout	Instance/Net	Source
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\
Route		1	\Timer:TimerUDB:per_zero\	\Timer:TimerUDB:sT32:timerdp:u3\
datapathcell12	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u0\
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.co_msb_sig\	\Timer:TimerUDB:sT32:timerdp:u0\
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb_sig\	\Timer:TimerUDB:sT32:timerdp:u1\
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\
Clock				

+ Hold Subsection

+ Source Clock : CyBUS\_CLK : Positive edge

+ Destination Clock : CyBUS\_CLK : Positive edge

Source			Destination	
Type	Location	Fanout	Instance/Net	Source
\Timer:TimerUDB:sT32:timerdp:u0\co_msb			\Timer:TimerUDB:sT32:timerdp:u1\co_msb	
datapathcell12	U(1,1)	1	\Timer:TimerUDB:sT32:timerdp:u0\	\Timer:TimerUDB:sT32:timerdp:u0\
Route		1	\Timer:TimerUDB:sT32:timerdp:u0.co_msb_sig\	\Timer:TimerUDB:sT32:timerdp:u0\
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\
Clock				
\Timer:TimerUDB:sT32:timerdp:u1\co_msb			\Timer:TimerUDB:sT32:timerdp:u2\co_msb	
datapathcell13	U(0,1)	1	\Timer:TimerUDB:sT32:timerdp:u1\	\Timer:TimerUDB:sT32:timerdp:u1\
Route		1	\Timer:TimerUDB:sT32:timerdp:u1.co_msb_sig\	\Timer:TimerUDB:sT32:timerdp:u1\
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\
Clock				
\Timer:TimerUDB:sT32:timerdp:u2\co_msb			\Timer:TimerUDB:sT32:timerdp:u3\co_msb	
datapathcell14	U(0,0)	1	\Timer:TimerUDB:sT32:timerdp:u2\	\Timer:TimerUDB:sT32:timerdp:u2\
Route		1	\Timer:TimerUDB:sT32:timerdp:u2.co_msb_sig\	\Timer:TimerUDB:sT32:timerdp:u2\
datapathcell15	U(1,0)	1	\Timer:TimerUDB:sT32:timerdp:u3\	\Timer:TimerUDB:sT32:timerdp:u3\
Clock				
\Delay_PWM:PWMUDB:status_0\q			\Delay_PWM:PWMUDB:genblk8:stsreg\q	
macrocell127	U(3,0)	1	\Delay_PWM:PWMUDB:status_0\	\Delay_PWM:PWMUDB:status_0\
Route		1	\Delay_PWM:PWMUDB:status_0\	\Delay_PWM:PWMUDB:status_0\q
statusicell11	U(3,0)	1	\Delay_PWM:PWMUDB:genblk8:stsreg\	HOLD
Clock				Skew
\Delay_PWM:PWMUDB:genblk1:ctrlreg\control_7			\Delay_PWM:PWMUDB:runmode_enable\q	
controlcell2	U(3,0)	1	\Delay_PWM:PWMUDB:genblk1:ctrlreg\	\Delay_PWM:PWMUDB:genblk1:ctrlreg\clock
Route		1	\Delay_PWM:PWMUDB:control_7\	\Delay_PWM:PWMUDB:genblk1:ctrlreg\control_7
macrocell125	U(3,0)	1	\Delay_PWM:PWMUDB:runmode_enable\	
Clock				
\Sync_2:genblk1[0]:INST\out			Count_2/clk en	
synccell	U(3,1)	1	\Sync_2:genblk1[0]:INST\	\Sync_2:genblk1[0]:INST\clock
Route		1	Net_302	\Sync_2:genblk1[0]:INST\out
macrocell121	U(2,1)	1	Count_2	
Clock				
\Sync_2:genblk1[0]:INST\out			Count_1/clk en	

Source					Destination
Type	Location	Fanout	Instance/Net	Source	
synccell	U(3,1)	1	\Sync 2:genblk1[0]:INST\ Route	\Sync 2:genblk1[0]:INST\ Net 302	\Sync 2:genblk1[0]:INST\ clock
macrocell22	U(2,1)	1	Count 1		\Sync 2:genblk1[0]:INST\ out
Clock					
\Sync 2:genblk1[0]:INST\ out					Count 0/clk en
Type	Location	Fanout	Instance/Net	Source	
synccell	U(3,1)	1	\Sync 2:genblk1[0]:INST\ Route	\Sync 2:genblk1[0]:INST\ Net 302	\Sync 2:genblk1[0]:INST\ clock
macrocell23	U(2,1)	1	Count 0		\Sync 2:genblk1[0]:INST\ out
Clock					
\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ c10 comb					\Delay_PWM:PWMUDB:prevCompare1\ ma
Type	Location	Fanout	Instance/Net	Source	
datapathcell11	U(3,0)	1	\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ Route	\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ Net 302	\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ clock
macrocell126	U(3,0)	1	\Delay_PWM:PWMUDB:prevCompare1\ Clock		\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ c10 comb
\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ c10 comb					Net 938/main 2
Type	Location	Fanout	Instance/Net	Source	
datapathcell11	U(3,0)	1	\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ Route	\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ Net 302	\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ clock
macrocell128	U(3,0)	1	Net 938		\Delay_PWM:PWMUDB:sP8:pwm dp:u0\ c10 comb
Clock					

+ Asynchronous Clock Crossing Section

+ Source Clock \ADC\_DeISig\_1:DEC\interrupt

+ Destination Clock CyBUS\_CLK

Source					Destination
Type	Location	Fanout	Instance/Net	Source	
\Sync 1:genblk1[2]:INST\ out					\Timer:TimerUDB:st32:timer dp:u3\ f0 load
Type	Location	Fanout	Instance/Net	Source	
synccell	U(2,0)	1	\Sync 1:genblk1[2]:INST\ Route	\Sync 1:genblk1[2]:INST\ Count retard 2	\Sync 1:genblk1[2]:INST\ clock n
macrocell110	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ Route	\Timer:TimerUDB:capt_fifo_load\ main 1	\Timer:TimerUDB:capt_fifo_load\ q
datapathcell15	U(1,0)	1	\Timer:TimerUDB:st32:timer dp:u3\ Clock		\Timer:TimerUDB:capt_fifo_load\ q
\Sync 1:genblk1[2]:INST\ out					\Timer:TimerUDB:rstSts:stsreg\ status 1
Type	Location	Fanout	Instance/Net	Source	
synccell	U(2,0)	1	\Sync 1:genblk1[2]:INST\ Route	\Sync 1:genblk1[2]:INST\ Count retard 2	\Sync 1:genblk1[2]:INST\ clock n
macrocell110	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ Route	\Timer:TimerUDB:capt_fifo_load\ main 1	\Timer:TimerUDB:capt_fifo_load\ q
statusicell12	U(1,0)	1	\Timer:TimerUDB:rstSts:stsreg\ Clock		\Timer:TimerUDB:capt_fifo_load\ q
\Sync 1:genblk1[2]:INST\ out					\Timer:TimerUDB:st32:timer dp:u0\ f0 load
Type	Location	Fanout	Instance/Net	Source	
synccell	U(2,0)	1	\Sync 1:genblk1[2]:INST\ Route	\Sync 1:genblk1[2]:INST\ Count retard 2	\Sync 1:genblk1[2]:INST\ clock n
macrocell110	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ Route	\Timer:TimerUDB:capt_fifo_load\ main 1	\Timer:TimerUDB:capt_fifo_load\ q
datapathcell12	U(1,1)	1	\Timer:TimerUDB:st32:timer dp:u0\ Clock		\Timer:TimerUDB:capt_fifo_load\ q
\Sync 1:genblk1[2]:INST\ out					\Timer:TimerUDB:st32:timer dp:u2\ f0 load
Type	Location	Fanout	Instance/Net	Source	
synccell	U(2,0)	1	\Sync 1:genblk1[2]:INST\ Route	\Sync 1:genblk1[2]:INST\ Count retard 2	\Sync 1:genblk1[2]:INST\ clock n
macrocell110	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ Route	\Timer:TimerUDB:capt_fifo_load\ main 1	\Timer:TimerUDB:capt_fifo_load\ q
datapathcell12	U(1,1)	1	\Timer:TimerUDB:st32:timer dp:u0\ Clock		\Timer:TimerUDB:capt_fifo_load\ q

Source			Destination		
Type	Location	Fanout	Instance/Net	Source	
syncncell	U(2,0)	1	\Sync 1:genblk1[2]:INST\ Count retard 2	\Sync 1:genblk1[2]:INST\clock n \Sync 1:genblk1[2]:INST\out	\Sync 1 \Timer:?
macrocell10	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ \Timer:TimerUDB:capt_fifo_load	\Timer:TimerUDB:capt_fifo_load\main 1 \Timer:TimerUDB:capt_fifo_load\q	\Timer:? \f0 lo
datapathcell14	U(0,0)	1	\Timer:TimerUDB:st32:timerdp:u2\ \		SETUP
Clock					Skew
\Sync 1:genblk1[1]:INST\out			\Timer:TimerUDB:st32:timerdp:u3\f0 load		
syncncell	U(2,1)	1	\Sync 1:genblk1[1]:INST\ Count retard 1	\Sync 1:genblk1[1]:INST\clock n \Sync 1:genblk1[1]:INST\out	\Sync 1 \Timer:?
macrocell10	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ \Timer:TimerUDB:capt_fifo_load	\Timer:TimerUDB:capt_fifo_load\main 2 \Timer:TimerUDB:capt_fifo_load\q	\Timer:? \f0 lo
datapathcell15	U(1,0)	1	\Timer:TimerUDB:st32:timerdp:u3\ \		SETUP
Clock					Skew
\Sync 1:genblk1[1]:INST\out			\Timer:TimerUDB:rstSts:stsreg\status 1		
syncncell	U(2,1)	1	\Sync 1:genblk1[1]:INST\ Count retard 1	\Sync 1:genblk1[1]:INST\clock n \Sync 1:genblk1[1]:INST\out	\Sync 1: \Timer:T
macrocell10	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ \Timer:TimerUDB:capt_fifo_load	\Timer:TimerUDB:capt_fifo_load\main 2 \Timer:TimerUDB:capt_fifo_load\q	\Timer:T \Timer:T
statusicell12	U(1,0)	1	\Timer:TimerUDB:rstSts:stsreg\ \		SETUP
Clock					Skew
\Sync 1:genblk1[0]:INST\out			\Timer:TimerUDB:st32:timerdp:u3\f0 load		
syncncell	U(2,1)	1	\Sync 1:genblk1[0]:INST\ Count retard 0	\Sync 1:genblk1[0]:INST\clock n \Sync 1:genblk1[0]:INST\out	\Sync 1 \Timer:?
macrocell10	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ \Timer:TimerUDB:capt_fifo_load	\Timer:TimerUDB:capt_fifo_load\main 3 \Timer:TimerUDB:capt_fifo_load\q	\Timer:? \f0 lo
datapathcell15	U(1,0)	1	\Timer:TimerUDB:st32:timerdp:u3\ \		SETUP
Clock					Skew
\Sync 1:genblk1[0]:INST\out			\Timer:TimerUDB:rstSts:stsreg\status 1		
syncncell	U(2,1)	1	\Sync 1:genblk1[0]:INST\ Count retard 0	\Sync 1:genblk1[0]:INST\clock n \Sync 1:genblk1[0]:INST\out	\Sync 1: \Timer:T
macrocell10	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ \Timer:TimerUDB:capt_fifo_load	\Timer:TimerUDB:capt_fifo_load\main 3 \Timer:TimerUDB:capt_fifo_load\q	\Timer:T \Timer:T
statusicell12	U(1,0)	1	\Timer:TimerUDB:rstSts:stsreg\ \		SETUP
Clock					Skew
\Sync 1:genblk1[2]:INST\out			\Timer:TimerUDB:st32:timerdp:u1\f0 load		
syncncell	U(2,0)	1	\Sync 1:genblk1[2]:INST\ Count retard 2	\Sync 1:genblk1[2]:INST\clock n \Sync 1:genblk1[2]:INST\out	\Sync 1 \Timer:?
macrocell10	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ \Timer:TimerUDB:capt_fifo_load	\Timer:TimerUDB:capt_fifo_load\main 1 \Timer:TimerUDB:capt_fifo_load\q	\Timer:? \f0 lo
datapathcell13	U(0,1)	1	\Timer:TimerUDB:st32:timerdp:u1\ \		SETUP
Clock					Skew
\Sync 1:genblk1[1]:INST\out			\Timer:TimerUDB:st32:timerdp:u0\f0 load		
syncncell	U(2,1)	1	\Sync 1:genblk1[1]:INST\ Count retard 1	\Sync 1:genblk1[1]:INST\clock n \Sync 1:genblk1[1]:INST\out	\Sync 1 \Timer:?
macrocell10	U(1,1)	1	\Timer:TimerUDB:capt_fifo_load\ \Timer:TimerUDB:capt_fifo_load	\Timer:TimerUDB:capt_fifo_load\main 2 \Timer:TimerUDB:capt_fifo_load\q	\Timer:? \f0 lo
datapathcell12	U(1,1)	1	\Timer:TimerUDB:st32:timerdp:u0\ \		SETUP
Clock					Skew

+ Clock To Output Section

+ CyBUS\_CLK

Source				Destination	
\Control LED:Sync:ctrl reg\control 0				LED 15 5(0) PAD	
Type	Location	Fanout	Instance/Net	Source	Destination
controlcell1	U(1,0)	1	\Control LED:Sync:ctrl reg\	\Control LED:Sync:ctrl reg\busclk	\Control LED:Sync:ctrl reg\busclk
Route		1	Net 35	\Control LED:Sync:ctrl reg\control 0	LED 15 5(0)/pin input
ioCELL3	P6[0]	1	LED 15 5(0)	LED 15 5(0)/pin input	LED 15 5(0)/pad connect
Route		1	LED 15 5(0) PAD	LED 15 5(0)/pad out	LED 15 5(0) PAD
Clock					Clock path delay

**+ Asynchronous Constraints**

**+ Recovery**

**+ Source Clock : CyBUS\_CLK : Positive edge(Required Frequency 24 MHz)**

**+ Destination Clock : CyBUS\_CLK : Positive edge(Required Frequency 24 MHz)**

Path Delay Requirement : 41.6667ns(24 MHz)

Source				Destination	
\Control Reset Timer:Sync:ctrl reg\control 0				\Timer:TimerUDB:rstSts:stsreg\reset	
Type	Location	Fanout	Instance/Net	Source	Destination
controlcell5	U(0,1)	1	\Control Reset Timer:Sync:ctrl reg\	\Control Reset Timer:Sync:ctrl reg\busclk	\Control Reset Timer:Sync:ctrl reg\busclk
Route		1	Net 380	\Control Reset Timer:Sync:ctrl reg\control 0	\Control Reset Timer:Sync:ctrl reg\control 0
statusicell2	U(1,0)	1	\Timer:TimerUDB:rstSts:stsreg\		
Clock					

**+ Removal**

**+ Source Clock : CyBUS\_CLK : Positive edge**

**+ Destination Clock : CyBUS\_CLK : Positive edge**

Source				Destination	
\Control Reset Timer:Sync:ctrl reg\control 0				\Timer:TimerUDB:rstSts:stsreg\reset	
Type	Location	Fanout	Instance/Net	Source	Destination
controlcell5	U(0,1)	1	\Control Reset Timer:Sync:ctrl reg\	\Control Reset Timer:Sync:ctrl reg\busclk	\Control Reset Timer:Sync:ctrl reg\busclk
Route		1	Net 380	\Control Reset Timer:Sync:ctrl reg\control 0	\Control Reset Timer:Sync:ctrl reg\control 0
statusicell2	U(1,0)	1	\Timer:TimerUDB:rstSts:stsreg\		
Clock					