SPG032D970R3S

2M x 16 bit Asynchronous pSRAM

Data Sheet



Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Each product described herein may be designated as Advance Information, Preliminary, or Full Production. See *Notice On Data Sheet Designations* for definitions.



Notice On Data Sheet Designations

Spansion Inc. issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion Inc. is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion Inc. therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document distinguishes these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with the DC Characteristics table and the AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V_{IO} range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion Inc. applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local sales office.

SPG032D970R3S

2M x 16 bit Asynchronous pSRAM

Data Sheet



Features

- Organization: 2M x 16 bit
- Power Supply Voltage: 2.7 ~ 3.6V
- Three state outputs
- Byte read/write control by UB# / LB#

- Auto-TCSR for power saving
- 8-page mode
- DPD (Deep Power Down) support



Table of Contents

Fea	tures 3
1.	General Description
2.	Functional Description
3.	Low Power Modes
	Electrical Characteristics104.1 AC Operating Conditions11
5.	Timing Diagrams
6.	Revision History

Data Sheet



Figures

Figure 1.1	Functional Block Diagram	7
Figure 3.1	Deep Power-Down Mode Entry/Exit	ć
Figure 4.1	Output Load	11
Figure 5.1	Read Cycle (1) (Address controlled, CS#=OE#=V _{IL} , ZZ#=WE#=V _{IH} , UB# or/and LB#=V _{IL})	12
Figure 5.2	Read Cycle (2) (ZZ#=WE#=V _{IH})	12
Figure 5.3	Write Cycle (1) (WE# controlled, ZZ#=V _{IH})	13
Figure 5.4	Write Cycle (2) (CS# controlled, ZZ#=V _{IH})	13
Figure 5.5	Write Cycle (3) (UB#/LB# controlled, ZZ#=V _{IH})	14
Figure 5.6	Page Read Cycle (ZZ#=WE#=V _{IH} , 8 Words access)	14
Figure 5.7	Timing Waveform of Power Up	15

Data Sheet



Tables

Table 1.1	Device Features
Table 1.2	Pad Description
Table 1.3	Absolute Maximum Ratings
Table 2.1	Bus Operations
Table 3.1	Low Power Modes
Table 3.2	Low Power Mode Characteristics
Table 4.1	Recommended DC Operating Conditions
Table 4.2	Capacitance (f =1 MHz, T _A =25°C)
Table 4.3	DC and Operating Characteristics
Table 4.4	AC Characteristics



1. General Description

The SPG032D970R3R is 33,554,432 bits of pseudo SRAM, which uses DRAM type memory cells with on-chip self-refresh control. The interface is compatible to a low power asynchronous SRAM. The SPG032D970R3R is organized as 2,097,152 words x 16 bit.

Table 1.1 Device Features

	Operating Temp Power Supply S		Power Dissipation			
Operating Temp			Chandley	Operating ICC (Max.)		
		Power Supply Speed (t _{RC}) Standby (ISB, Max.)	I _{CC1} (f = 1 MHz)	I_{CC2} $(f = f_{max})$		
-40°C to 85°C	2.7V to 3.6V	70 ns	130 μΑ	3 mA	20 mA	

Figure 1.1 Functional Block Diagram




Table 1.2 Pad Description

Name	Function	Name	Function
CS#	Chip select input	LB#	Lower byte (DQ _{0~7})
OE#	Output enable input	UB#	Upper byte (DQ _{8~15})
WE#	Write enable input	V _{CC}	Power supply
ZZ#	Low power control	V _{CCQ}	I/O power supply
DQ ₀₋₁₅	Data In-Out	V _{SS(Q)}	Ground
A ₀₋₂₀	Address inputs	_	_



Table 1.3 Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to V _{SS}	V_{IN}, V_{OUT}	-0.2 to V _{CCQ} +0.3V	V
Voltage on V_{CC} supply relative to V_{SS}	V _{CC} , V _{CCQ}	-0.2 (Note 2) to V _{CCQ} +0.3V	V
Power Dissipation	P_{D}	1.0	W
Storage Temperature	T _{STG}	-65 to 150	°C
Operating Temperature	T _A	-40 to 85	°C

Notes:

- Stresses greater than those listed above "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Undershoot at power-off: -1.0V in case of pulse width \leq 20 ns.

2. Functional Description

Table 2.1 Bus Operations

CS#	ZZ#	OE#	WE#	LB#	UB#	DQ _{0~7}	DQ _{8~15}	Mode	Power
Н	Н	Х	Х	Х	Х	High-Z	High-Z	Deselected	Standby
Х	L	Х	Х	Х	Х	High-Z	High-Z	Deselected	Low Power Mode
L	Н	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Data Out	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Data Out	Upper Byte Read	Active
L	Н	L	Н	L	L	Data Out	Data Out	Word Read	Active
L	Н	Х	L	L	Н	Data In	High-Z	Lower Byte Write	Active
L	Н	Х	L	Н	L	High-Z	Data In	Upper Byte Write	Active
L	Н	Х	L	L	L	Data In	Data In	Word Write	Active


Note:

1. X means don't care. (Must be low or high state.)



3. Low Power Modes

Figure 3.1 Deep Power-Down Mode Entry/Exit



Note:

1. During Deep Power-Down mode, all refresh related activity is disabled.

Table 3.1 Low Power Modes

Parameter	Description	Min	Max	Units
t _{ZZCS}	ZZ# low to CS# low	0	_	ns
t _{CSZZ}	CS# high to ZZ# high	0	_	ns
t _R	Operation Recovery Time	150	_	μs
t _{ZZP}	ZZ# pulse width	10	_	μs

Table 3.2 Low Power Mode Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Deep Power-Down Current	I _{ZZ}	ZZ# \leq 0.2V, Other inputs = 0 ~ V _{CCQ} (Max. condition: V _{CC} = 3.6V @ 85°C)	-	_	15	μΑ



4. Electrical Characteristics

Table 4.1 Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply veltage	V _{CC}	2.7	3.3	3.6	V
Supply voltage	V _{CCQ}	2.7	3.3	3.6	V
Ground	V _{SS} , V _{SSQ}	0	0	0	V
Input high voltage	V _{IH}	0.7 x V _{CCQ}	_	V _{CCQ} + 0.2 (2)	V
Input low voltage	V _{IL}	-0.2 (3)	_	0.2 x V _{CCQ}	V

Notes:

- 1. T_A = -40°C to 85°C, otherwise specified.
- 2. Overshoot: V_{CC} +1.0V in case of pulse width \leq 20 ns.
- 3. Undershoot: -1.0V in case of pulse width ≤ 20 ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

Table 4.2 Capacitance (f =1 MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} = 0V	_	5	pF
Input/Output capacitance	C _{IO}	$V_{IO} = 0V$	_	5	pF

Note:

1. Capacitance is sampled, not 100% tested.

Table 4.3 DC and Operating Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input leakage current	ILI	$V_{IN} = V_{SS}$ to V_{CCQ} , $V_{CC} = V_{CCmax}$	-1	1	1	μΑ
Output leakage current	I _{LO}	$\begin{split} &CS\#=V_{IH},ZZ\#=V_{IH},OE\#=V_{IH}orWE\#=V_{IL},\\ &V_{IO}=V_{SS}toV_{CCQ},V_{CC}=V_{CCmax} \end{split}$	-1	l	1	μΑ
Average operating current	I _{CC1}	Cycle time = 1 μ s, I_{IO} = 0 mA,100% duty, CS# \leq 0.2V, ZZ# \geq V _{CCQ} -0.2V, $V_{IN} \leq$ 0.2V or $V_{IN} \leq$ V _{CCQ} -0.2V		l	3	mA
	I _{CC2}	Cycle time = Min, I_{IO} = 0 mA, 100% duty, CS# = V_{IL} , ZZ# = V_{IH} , V_{IN} = V_{IL} or V_{IH}		1	20	mA
Page access operating current	I _{CCP}	t_{PC} = Min, CS# = V_{IL} , ZZ# = V_{IH} , I_{IO} = 0 mA, Page add. cycling		1	15	mA
Output low voltage	V _{OL}	$I_{OL} = 0.5 \text{ mA}, V_{CC} = V_{CCmin}$	_	_	0.2 x V _{CCQ}	٧
Output high voltage	V _{OH}	$I_{OH} = -0.5 \text{ mA}, V_{CC} = V_{CCmin}$	0.8 x V _{CCQ}	_	_	٧
Standby Current (CMOS)	I _{SB}	CS#, ZZ# \geq V _{CCQ} -0.2V, Other inputs = 0 \sim V _{CCQ} (Max. condition: V _{CC} = 3.6V @ 85 $^{\circ}$ C)	_		130	μΑ

Note:

1. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CCmax}$.



4.1 AC Operating Conditions


Test Conditions (Test Load and Test Input/Output Reference)

■ Input Pulse Level: 0.2V to V_{CCQ}-0.2V

■ Input Rise and Fall Time: 5 ns

■ Input and Output Reference Voltage: V_{CCQ}/2
 ■ Output Load: CL(1) = 30 pF (See Figure 4.1)

Figure 4.1 Output Load



Note:

1. Including scope and Jig capacitance.

Table 4.4 AC Characteristics

Parameter List		Symbol	Speed		
			Min	Max	Unit
	Read Cycle Time	t _{RC}	70	20,000	ns
	Address access time	t _{AA}	_	70	ns
	Chip enable to data output	t _{co}	_	70	ns
	Output enable to valid output	t _{OE}	_	20	ns
	UB#, LB# enable to data output	t _{BA}	_	25	ns
D1	Chip enable to Low-Z output	t _{LZ}	10	_	ns
Read	UB#, LB# enable to Low-Z output	t _{BLZ}	0	_	ns
	Output enable to Low-Z output	t _{OLZ}	0	_	ns
	Chip disable to High-Z output	t _{HZ}	0	8	ns
	UB#, LB# disable to High-Z output	t _{BHZ}	0	8	ns
	Output disable to High-Z output	t _{OHZ}	0	8	ns
	Output hold from Address change	t _{OH}	5	_	ns
	Write Cycle Time	t _{WC}	70	20,000	ns
	Chip enable to end of write	t _{CW}	60	_	ns
	Address setup time	t _{AS}	0	_	ns
	Address valid to end of write	t _{AW}	60	_	ns
	UB#, LB# valid to end of write	t _{BW}	60	_	ns
Write	Write pulse width	t _{WP}	50	_	ns
	Write recovery time	t _{WR}	0	_	ns
	Write to output High-Z	t _{WHZ}	0	8	ns
	Data to write time overlap	t _{DW}	20	_	ns
	Data hold from write time	t _{DH}	0	_	ns
	End write to output Low-Z	t _{OW}	5	_	ns
	Maximum cycle time	t _{MRC}	_	20,000	ns
Page	Page mode cycle time	t _{PC}	25	_	ns
	Page mode address access time	t _{PAA}	_	25	ns



5. Timing Diagrams

 $\textbf{Figure 5.1} \ \ \text{Read Cycle (1) (Address controlled, CS\#=OE\#=V_{IL}, ZZ\#=WE\#=V_{IH}, UB\# \text{ or/and LB\#=V}_{IL})}$





Figure 5.2 Read Cycle (2) (ZZ#=WE#=V_{IH})



Notes:

- t_{HZ}, t_{BHZ}, and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. Do not Access device with cycle timing shorter than t_{RC} for continuous periods > 10 μs .



 t_{WC} Address t_{AW} t_{CW} CS# t_{BW} LB#,UB# $_{-}$ t_{WR} t_{WP} WE# t_{DH} t_{AS} t_{DW} High-Z-Data In Data Valid t_{WHZ} tow Data Undefined Data Out

Figure 5.3 Write Cycle (1) (WE# controlled, ZZ#=V_{IH})

Notes:

- 1. A write occurs during the overlap (t_{WP}) of low CS#, low WE# and low UB# or LB#. A write begins at the last transition among low CS# and low WE# with asserting UB# or LB# low for single byte operation or simultaneously asserting UB# and LB# low for word operation. A write ends at the earliest transition among high CS# and high WE#. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from CS# going low to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CS# or WE# going high.
- 5. Do not access device with cycle timing shorter than t_{WC} for continuous periods > 10 μ s.




Figure 5.4 Write Cycle (2) (CS# controlled, ZZ#=VIH)

Notes:

- 1. A write occurs during the overlap (t_{WP}) of low CS#, low WE# and low UB# or LB#. A write begins at the last transition among low CS# and low WE# with asserting UB# or LB# low for single byte operation or simultaneously asserting UB# and LB# low for word operation. A write ends at the earliest transition among high CS# and high WE#. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from CS# going low to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CS# or WE# going high.
- 5. Do not access device with cycle timing shorter than t_{WC} for continuous periods > 10 μ s.



 t_{WC} Address t_{WR} t_{CW} CS# t_{AW} t_{BW} LB#,UB# t_{AS} WE# t_{DH} t_{DW} Data In Data Valid – High-Z – Data Out

Figure 5.5 Write Cycle (3) (UB#/LB# controlled, ZZ#=V_{IH})

Notes:

- 1. A write occurs during the overlap (t_{WP}) of low CS#, low WE# and low UB# or LB#. A write begins at the last transition among low CS# and low WE# with asserting UB# or LB# low for single byte operation or simultaneously asserting UB# and LB# low for word operation. A write ends at the earliest transition among high CS# and high WE#. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from CS# going low to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- t_{WR} is measured from the end of write to the address change. t_{WR} applied in case a write ends as CS# or WE# going high.
- 5. Do not access device with cycle timing shorter than t_{WC} for continuous periods > 10 μ s.




Figure 5.6 Page Read Cycle (ZZ#=WE#=V_{IH}, 8 Words access)

Notes:

- t_{HZ}, t_{BHZ}, and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. Do not Access device with cycle timing shorter than t_{RC} for continuous periods > 10 μ s.






Figure 5.7 Timing Waveform of Power Up

Note:

1. After V_{CC} reaches V_{CC} (Min.), wait 200 μs with CS# high.Then you get into the normal operation.



6. Revision History

Section	Description			
Revision 01 (July 2, 2012)				
	Initial release			
Revision 02 (July 6, 2012)				
Low Power Modes	Low Power Modes table: Changed t _{ZZP} units to µs			
Revision 03 (September 19, 2012)				
Standby Current	Changed to 130 μA			



Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2012 Spansion Inc. All rights reserved. Spansion[®], the Spansion logo, MirrorBit[®], MirrorBit[®] Eclipse[™], ORNAND[™] and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.