Address and I/O Pin Order Flexibility for the Standard Synchronous and NoBL™ SRAMs

Version 1
    Question: Address pin and I/O pin order