Address and I/O Pin Order Flexibility for the Standard Synchronous and NoBL™ SRAMs

Question: Address pin and I/O pin order