The Neuron chip can be configure to act as an network co-processor to a host processor. This can be accomplished by programming the Neuron chip with special firmware that enables it to act as a network co-processor and then programming the host processor with the required firmware to interface to the Neuron chip.
There are to options to accomplish this. First there is the Microprocessor Interface Program (MIP) which uses an 11 pin parrallel I/O interaface between the host processor and the Neuron chip. Second there is the Shortstack Microserver interface which uses an SPI interface. The shortstack requires less complications on the host processor side and has the advantage of using a two-wire SPI interface.
Visit Echelon at www.echelon.com for more information about these two products.