Created by alexarnaut on Dec 19, 2008 12:00 AM. Last modified by alexarnaut on Jun 29, 2011 12:27 PM.
Question: Why does the CPLL on the CY2291 or CY2292 have a longer lock time than the UPLL or SPLL?
The CPLL has a slew limiter to smooth out frequency transitions when the select lines S2, S1 and S0 are changed. The slew rate for the CPLL is a min of 1MHz/ms to a max of 20MHz/ms as opposed to a 1ms lock time for the UPLL and SPLL.