Output Clock Phase Alignment for CY2291/CY2292
Anonymous
Not applicable
Dec 19, 2008
12:00 AM
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Dec 19, 2008
12:00 AM
Question: Are the clock outputs of the CY2291 or CY2292 phase aligned?
Answer:
Clock outputs are only guaranteed to be phase aligned if they are mapped to the same PLL and divider.
- Tags:
- clock generation
Rate this article:
Contributors
-
This widget could not be displayed.Anonymous