Overlay material for high ESD (>25KV) environment
Anonymous
Not applicable
Mar 10, 2011
09:58 AM
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Mar 10, 2011
09:58 AM
Question: What overlay materials do you recommend for a high (>25KV) ESD environment. Are there other design techniques for this environment?
Answer:
Kapton tape has a high dielectric strength (290kV/mm). Another option is placing a transient voltage suppression device (like ESD diodes) across the pins of the PSoC chip.
Labels
Rate this article:
Contributors
-
This widget could not be displayed.Anonymous