Definition of Data Retention Voltage
Anonymous
Not applicable
Mar 24, 2011
12:40 PM
- Subscribe to RSS Feed
- Mark as New
- Mark as Read
- Bookmark
- Subscribe
- Printer Friendly Page
- Report Inappropriate Content
Mar 24, 2011
12:40 PM
Question: What is Date Retention Voltage ?
Answer:
Data retention voltage could be explained as the lowest possible power supply voltage at which the data can be retained inside the SRAM. One thing to remember is that the chip is deselected at this point of time.
Labels
- Tags:
- async fast srams
Rate this article:
Contributors
-
This widget could not be displayed.Anonymous