Created by alexarnaut on Mar 24, 2011 12:40 PM. Last modified by alexarnaut on Mar 24, 2011 12:40 PM.
Question: What is Date Retention Voltage ?
Data retention voltage could be explained as the lowest possible power supply voltage at which the data can be retained inside the SRAM. One thing to remember is that the chip is deselected at this point of time.