• Rad hardness, Soft Error Rate (SER), Single Event Upset (SEU) rates for the CY7B923 and CY7B933.

    Question: What information do you have about rad hardness, Soft Error Rate (SER), Single Event Upset (SEU) rates for the CY7B923 and CY7B933?   Answer: Cypress doesn't have any measurement data on radhard-ness ...
    userc_44961
    last modified by userc_44961
  • HOTLink DX PECL Output to LVTTL Input

    Question: - How do I connect the differential PECL outputs of the CY7C924ADX or CY7C9689A to a single-ended LVTTL input?- Is it possible to use a LVTTL optical module?- How do I make a PECL to LVTTL translation?  ...
    userc_44961
    last modified by userc_44961
  • Is PAL22V10B a valid Cypress device?

    Question: Is PAL22V10B a valid Cypress device?   Answer: The PAL22V10B is not a CY part number.  The equivalent CY part number for PAL22V10B is PALC22V10-xx. Please note all our CPLD/PLD families of de...
  • installing USBisr on Windows XP x64

    Question: I have not been able to install USBisr on Windows XP x64. Is there a different driver for 64-bit XP?   Answer:  No, the ISR 4.0.1 programming software does not have the Driver support for the win...
    reshmir_26
    created by reshmir_26
  • Difference between SVF and STAPL file formats

    Question: What is the difference between SVF and STAPL file formats and how should one select between the two?   Answer:  User can select file format SVF or STAPL depending on their requirment. The Serial ...
    reshmir_26
    created by reshmir_26
  • design software for CY7C343 devices

    Question: What is the design software that supports CY7C343 devices?   Answer: The part CY7C343 belong to MAX340 Family of devices. It was supported in Warp Software. We have stopped distributing Warp because o...
    reshmir_26
    created by reshmir_26
  • Programming CY7C374U

    Question: How was CY7C374U device programmed.How is it different from CY7C374i   Answer: The CY7C374U device is programmed through some of its I/O pins. The CY7C374i is programmed through its JTAG interface and...
  • BSDL model  for CY37128VP84-83YMB

    Question: Is there a BSDL model available for CY37128VP84-83YMB?   Answer:  BSDL file for the part is available on our website at the link: http://www.cypress.com/?mpn=CY37128VP84-83JI Please be noted ou...
    reshmir_26
    created by reshmir_26
  • Data retention life for CY7C343B-25HC

    Question: What is the data retention life for CY7C343B-25HC?   Answer: The Data Retention of CY7C343B-25HC devices is guaranteed to be 10 years under normal operating conditions. The retention of the data is in...
    reshmir_26
    created by reshmir_26
  • Program & Verify for svf file

    Question: Can I select either 'program only' or 'verify only' for generating svf file for a CY37032VP44-100A when using ISR 4.0?   Answer:  The SVF file format  has the single option "Program & ...
    reshmir_26
    created by reshmir_26
  • Reading back Jedec file

    Question: How to read back the Jedec file from the CPLD?   Answer:   Once you open the ISR software in "Help" menu you can find "Read Operation" description.To read back the Jedec file from the device use ...
    reshmir_26
    created by reshmir_26
  • Programming Flash370i family of devices

    Question: How to Programming Flash370i family of devices?   Answer:  The Flash370i family of devices were supported by programming cable : ISRPCCABLE, this cable is supported only with ISR2.2 software. Thi...
    reshmir_26
    created by reshmir_26
  • CPLD checksum

    Question: What is meant by CPLD checksum and what does a checksum error indicate?   Answer:  Checksum is a value calculated, by the programmer, from the data stream used to program the device. There is no ...
    reshmir_26
    created by reshmir_26
  • SPLDs for New Designs

    Question: If I am designing a new design using an SPLD, which one should I use?   Answer: We recommend using the Ultra37000 CPLD devices for new designs. The Ultra37000 CPLDs is a different family of products w...
    userc_44961
    created by userc_44961
  • Use of the CEO/A2 in a Single Chip Configuration

    Question: What do I do with the CEO/A2 pin if I only use one EEPROM?   Answer: The /CEO output of any CY3LV drives the /CE input of the next CY3LV in a cascaded chain of EEPROMs. This is an output that will sta...
    userc_44961
    created by userc_44961
  • Functionality Problem with Ultra37000V CPLD Despite Passing Simulation

    Question: 1. A pin gets pulled low even though the simulation shows it correct? 2. I get daisy chain errors, why?   Answer: Please check the power supply voltages. There are instances where a 5V power supply ha...
    userc_44961
    created by userc_44961
  • Hysteresis on Input of Cypress Quantum38K CPLDs

    Question: Do Quantum38K CPLDs have hysteresis on the inputs?   Answer: Quantum38K CPLD's do not have explicit input hysteresis, but the effect of the bus hold circuit (if enabled) on the input may look like hys...
    userc_44961
    created by userc_44961
  • Are military parts vacuum sealed?

    Question: Are military parts vacuum sealed?   Answer: Unfortunately, these devices are not vacuum sealed. They are, however, hermetically sealed, but there is atmospheric pressure inside the device. For more in...
    userc_44961
    created by userc_44961
  • Issues with Pins Locked to a Certain Level Despite Simulation

    Question: 1.I have a pin that is unresponsive despite all attempts to drive the signal? 2.The functional simulation shows that it should work, but it doesn't. Help?   Answer: Issues of this kind usually result ...
    userc_44961
    created by userc_44961
  • Why tS > tSPT for Ultra 37000 CPLDs

    Question: Why is tS > tSPT?   Answer: Setup is the amount of time before the clock edge when the data must be static. Consider the two input paths in two arbitrary devices with made-up timing numbers -- for ...
    userc_44961
    created by userc_44961