to follow, share, and participate in this community.
現在、生産中止品になっていますがCY7C1372D-167AXCを使用しています。 型番でCY7C1372D-167AXCKJもあるようなのですが、KJは何を意味しているか分かるでしょうか？ RoHS準拠ではないとかでしょうか？ Hello, Could you provide Tj(max) of QDR II+? MPN CY7C2265KV18-550BZXI Best Regards, Naoaki Morimoto I'm evaluating the CYRS1542AV18 device for my application but the power at max rate is too high. I'd like to evaluate whether at lower clock rates (perhaps even bypassing the DLL) I can bring the power draw low enough... CY7C4141 have enabled port A and port B by asserting A[12:11]=11 at reset rising edge (assured by Oscilloscope). But we test the SRAM without QKB0 , QKB1 output all the time , and QKA0,QKA1 are normal. Is that state ... 你好！CY7C1470V33的地址总线标记为A，如何把A2~A20分配到对应的PIN脚 ？同理数据总线如何区分？ 数据手册中Boundary Scan Order的表格中bit和ball ID表示什么意思？以前用ISSI的SRAM，如下图，数据手册中bit对应的有信号的定义，地址总线A的定义比较清楚，现在用CY7C系列，不知道怎么使用，请解释下，谢谢 I can find the reliability documents, but how do I correlate the part I'm looking for to the part families listed in the reports (neither CY62256VNLL-70SNXI nor any reasonable portion thereof shows up in the report do... Hi Cypress Do you have the DFMEA of this SRAM (CY7C1361KVE33-133AXI and CY7C1441KVE33-133AXI)?Please share this document for us. Thank !! 以下の両デバイスをマイグレーション、つまりどちらも実装できるような共通ボード設計方法をご教授頂けますでしょうか。 CY7C1526KV18-333BZXC / 72Mb 8Mbx9bit 333MHz Burst4 CY7C1426KV18-300BZXC / 36Mb 4Mb x 9bit 300MHz Burst4 以上、よろしくお願いいたします。 Where can I find MTBF data of 'CY14B108L/CY14B108N' to perform reliability analysis of my board What is CY62128ELL-45ZXI Baking Condition? we want to know what IDDQ current about CY7C4142KV13-106FCXC ? we only saw IDD current in datasheet.thanks I'm having a problem with CYC1059DV33, probably because this is my first time ever attempt to use any SRAM. It reads as ones, even if I input 0x55 or 0xFF or 0x00. What I noticed via debugging: 1. I set address, fo... Hi, I'm using tha sRAM CY7C2665KV18 and I'm using VDDQ = 1.8 V with Vref = 0.9 V. 1) Is the RQ calculation the same when VDDQ = 1.5 V? In the "PROGRAMMABLE IMPEDANCE" section, the impedance is RQ*5. In the ... Hi, I'm using CY7C2663KV18 sync SRAM and there are two pins (BWS0! and BWS1!) that I want connect to GND because I want use all data pins in write-operation. Can I connect those pins to GND or are there problems with ... Hi dear friends, Can anyone say what are the symbols marked near the first pin marker? what does it mean "9217"? There are the parts without this symbols: The bottom side is the same. Be... Hi, Would you please let me know what is difference between CY7C1339G-133AXC and CY7C1339S-133AXC ? Can I use CY7C1339"S" instead of CY7C1339"G" ? Is there anything I need to take care of ? ... Hello, I have a question with regarding to the AN4065. On page 24, it stated that “The output impedance is adjusted every 1024 cycles upon power-up to account for drifts in supply voltage and tempe... Dear Cypress, We have used industrial grade QDR-II+ part # CY7C2663KV18-450BZI in proto design. This part has to be replaced with high temperature (minimum 105°C) equivalent part for the production vers... I need the SARM CY7C2263KV18-550BZXC MTBF, It is better to base on issue4 computing standard. Working on a retro style CPU using mostly HC logic chips for fun. I wanted to try something different with the register file. I could build it too with 8 bit wide logic chips but thought I'd try using a small...
Get a feed of this content