• FX3 + FPGA + HelionVision ISP-Based Industrial Camera Reference Design – KBA222700

    Version: **   Cypress provides a reference design for Industrial camera applications using FX3 and Lattice ECP5 FPGA with HelionVision ISP IP. This article documents the architectural, functional, and design det...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • 通过固件控制 PSoC 4 系列芯片的 UART Tx 和 Rx 管脚 – KBA224950 (ZH)

    Version: **   通过固件控制PSoC 4系列芯片的UART Tx和Rx管脚 – KBA224950 问题: 对于PSoC® 4系列芯片,在运行过程中,怎样通过固件控制UART Tx和Rx管脚? 答案: 在这篇文章中,您将掌握如何动态的改变SCB_UART Tx 和Rx管脚的功能。下文列出了在固件中控制管脚的原因,提供了在固件中控制管脚的步骤,用代码片段展示了如何用API实现所建议的解...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • J-Link Probe Connection Issue with Third-Party IDEs - KBA227631

    Version: **   Question: Cypress Programmer 2.0 can connect to and use Segger’s J-Link debug probe. However, the IAR or Keil IDEs do not see the probe. What do I do to get it to work?   Answer: You cann...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Output Voltage Range of PSoC VDAC/IDAC – KBA227543

    Version: **   Question: Why is that the PSoC® VDAC/IDAC cannot be used in the entire operating range of the device?   Answer: The basic building block of VDAC/IDAC circuits is the current mirror circui...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Differences between FM25V20A-DGTR and FM25V20A-DGQTR (Extended Temperature Range) – KBA227535

    Version: **   Question: What are the differences between FM25V20A-DGTR and FM25V20A-DGQTR Answer: The differences are as follows: Operating Frequency / Speed Grade   The FM25V20A-DGQTR can operate up to 3...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • PSoC4 的IMO准确度 – KBA226843 (ZH)

    Version: ** 问题: PSoC®4可能的最大IMO精度是什么? 为什么仅限于此? 答案:内部主振荡器 (IMO) 的精度为+/- 2%。在PSoC器件中,WCO (32 kHz晶体振荡器) 可用于动态调整IMO,使其精度为+/- 0.2%。 IMO模块为此提供了两个硬件控制的频率TRIM寄存器。 CLOCK_TRIM_1寄存器以120 kHz的步长控制IMO输出,CLOCK_TRIM_2寄存器提供步长15 kH...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Effect of Heat from Peripheral Components on S6BP501A/S6BP502A – KBA227567

    Version: **   Changes in peripheral components has negligible effect on the heat generated by S6BP501A/S6BP502A. Several factors in a DC/DC converter lead to heat generation such as the following, mainly due t...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • AC Rating of LX5V Pin of S6BP501A and S6BP502A - KBA227095

    Version: **   Question: What is the AC rating of LX5V pin of S6BP501A and S6BP502A?   Answer: Figure 1 shows an example of the switching waveform of the LX5V pin of S6BP501A and S6BP502A.   Figure 1. E...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • RF Regulatory Certifications for CYBLE-212006-01 and CYBLE-202007-01 EZ-BLE™ PRoC® XR Modules - KBA216380

    Version: *B   Question: Where can I find the RF Regulatory certification-related details for CYBLE-212006-01 and CYBLE-202007-01 EZ-BLE™ PRoC® XR Modules?   Answer: CYBLE-212006-01 and CYBLE-...
    OwenZ_26
    last modified by OwenZ_26
  • Missing 1st Transmit Data Bit in FM3 CSIO Normal Synchronous Transfer Mode/Slave – KBA227551

    Version: **   FM3 Clock Synchronous Serial Interface (CSIO) is the general-purpose serial data communication interface (supporting the SPI) to allow synchronous communication with an external device. CSIO is con...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Drive Capability of LVDS Port in Traveo S6J3200 Series MCUs – KBA227497

    Version: **   Question: What is the drive capacity of the LVDS port in the S6J3200 series?   Answer:The drive capability of LVDS can be set to either 300 mV, 350 mV, or 400 mV. Drive Capability is switched b...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • CRC Implementation in CY15x104QSx F-RAM™ – KBA220252

    Version: **   Question: How is CRC implemented in CY15x104QSx F-RAM?   Answer: Cypress CY15x104QSx FRAM supports two types of CRC operations: Data CRC: CRC calculation on user-defined memory block. Bus CRC...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • ECC in CY15x104QSx F-RAM™ – KBA220250

    Version: **   Question: How does ECC work in Cypress CY15x104QSx F-RAM?   Answer: Cypress CY15x104QSx F-RAM has on-die ECC, which supports 1-bit error detection and correction, and 2-bit error detection (no ...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Installing Eclipse Plugins in ModusToolbox - KBA227614

    Version: **   Question: I want to install Eclipse plugins in ModusToolbox. How do I proceed?   Answer: ModusToolbox™ 1.1 is based on Eclipse Oxygen Platform. Every Eclipse release provides a repository...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Booloadable Project Gets Stuck in Bootloader If Frequently Powered ON and OFF in PSoC 3, PSoC 4, or PSoC 5LP - KBA227541

    Version: **   Question: When bootloadable project is frequently powered on and off, the project gets stuck in the bootloader project and flash is corrupted. How do I solve this issue?   Answer: At startup, t...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • “Mismatches with HEX file” Error in Bootloadable Designs - KBA227540

    Version: **   Question: When Fast bootloadable application validation is enabled in Bootloader Component for PSoC® 3, PSoC 4, or PSoC 5LP devices, comparison of PSoC device flash checksum and input hex file ...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Choosing the PSoC 4 CapSense Cmod Value – KBA227568

    Version: ** Cmod is an external modulator capacitor. It is mandatory for operation of the CSD sensing method and required only if CSD sensing is used. If Cmod is too large, especially when larger than 10 nF, it can c...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Dynamically Changing Vref in SAR ADC – KBA227544

    Version: **     You can select the Vref voltage in the Component configuration window from internal 1.024V, VDDA/2, or VDDA (see Figure 1).   Select the “Bypass” option to route the Vref...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • FX2LP IO State During VCC Ramp-Up - KBA227501

    Version: **   Question: What is the state of IO pins during the VCC ramp-up?   Answer: During VCC ramp-up, the state of the IO pins cannot be determined. The default IO pin state will be High-Z only after VC...
    ChaitanyaV_61
    last modified by ChaitanyaV_61
  • Use of CyU3PDebugPreamble() API – KBA227492

    Version: **   Question: What is the use of the CyU3PDebugPreamble() API in FX3 SDK? Answer: The CyU3PDebugInit() API initializes a debug socket that can be used for printing and logging debug messages and creat...
    ChaitanyaV_61
    last modified by ChaitanyaV_61